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Abstract—We propose locally rewritable codes (LWC) for
resistive memories inspired by locally repairable codes (LRC)
for distributed storage systems. Small values of repair locality
of LRC enable fast repair of a single failed node since the lost
data in the failed node can be recovered by accessing only a
small fraction of other nodes. By using rewriting locality, LWC
can improve endurance limit and power consumption which
are major challenges for resistive memories. We point out the
duality between LRC and LWC, which indicates that existing
construction methods of LRC can be applied to construct LWC.
I. INTRODUCTION
In the big data era, coding for storage systems has become
more important than before. Recently, coding for distributed
storage systems has become an attractive research area at
the (higher) system level. In addition, coding for nonvolatile
memories and hard disk drives (HDD) is also important to
achieve high-density storage systems at the (lower) physical
level.
An important group of codes for distributed storage system
is locally repairable (or recoverable) codes (LRC) [1], [2].
An (n, k, d, r) LRC is a code of length n with information
(message) length k, minimum distance d, and repair locality r.
If a symbol in the LRC-coded data is lost due to a node failure,
its value can be repaired (i.e. reconstructed) by accessing at
most r other symbols [2], [3].
One way to ensure fast repair is to use low repair locality
such that r ≪ k at the cost of minimum distance d. The
relation between d and r is given by [2]
d ≤ n− k −
⌈
k
r
⌉
+ 2. (1)
It is worth mentioning that this bound is a generalization of
the Singleton bound. The LRC achieving this bound with
equality are called optimal. Constructions of the optimal
LRC were proposed in [3]–[5]. Recently, several binary LRC
constructions have been proposed [6]–[10].
At the lower (physical) level, coding for nonvolatile mem-
ories is an active research area since nonvolatile memories
including flash memories and resistive memories are important
parts of mobile devices and solid state drives (SSD).
In this paper, we investigate coding for resistive memo-
ries including phase change memories (PCM) and resistive
random-access memories (RRAM). Resistive memory tech-
nologies are promising since they are expected to offer higher
density than dynamic random-access memories (DRAM) and
better speed performance than NAND flash memories [11].
The major challenges of resistive memories are endurance
limit and power consumption [12], [13]. Endurance limit refers
to the maximum number of writings that the memory can
endure. In order to improve endurance and power consump-
tion of such memories, we propose locally rewritable codes
(LWC).1 Inspired by the repair locality defined for distributed
storage systems, we introduce the rewriting locality which
improves power consumption and endurance limit. In addition,
we show the duality between LRC and LWC, which indicates
that existing construction methods of LRC can be used to
construct LWC.
The rest of this paper is organized as follows. Section II
explains the basics and challenges of resistive memories.
Section III presents the notation and the defect channel model
for resistive memories. In Section IV, we propose LWC and
explain the duality of LRC and LWC. In Section V, we will
discuss the future work and conclude the paper.
II. RESISTIVE MEMORIES
PCM and RRAM are two major types of resistive memories.
Both have attracted significant research interest due to their
scalability, compactness, and simplicity. The main challenges
that prevent their large-scale deployment are endurance limit
and power consumption [12], [13]. The endurance limit refers
to the maximum number of writes before the memory becomes
unreliable. As explained in following subsections, the resistive
memory cells have the limited endurance. Beyond this number,
these cells can become stuck-at defects. In addition, the power
consumption depends on the number of writes.
A. Phase Change Memories (PCM)
PCM consists of chalcogenide materials like Ge-Sb-Te
(GST), which are known to have two stable resistance
states [12]. As shown in Fig. 1, the low resistance state (LRS)
corresponds to a crystalline structure of the chalcogenide
material, whereas the high resistance state (HRS) corresponds
to an amorphous structure. The transition from HRS to LRS,
known as SET, is brought about by applying a long and
low-power heat pulse to the device by the means of a
heating element. Similarly, the transition from LRS to HRS,
1LWC instead of LRC is used as the acronym of locally rewritable codes
in order to distinguish them from locally repairable codes (
Fig. 1. Principle of PCM. Starting from the amorphous phase with large
resistance, a current pulse is applied. After sufficiently long pulse heats the
material above the minimum crystallization temperature Tx to crystallize the
material, the resistance is low (SET operation). After the larger and short pulse
is applied to heat the material above the melting temperature Tm, the material
is melt-quenched and returns to the amorphous (RESET operation) [14].
or RESET, is brought about by pulsing the device with a
short and high-power heat pulse that melts the chalcogenide,
thus amorphizing it. Both operations can be done on the
nanosecond time scale. However, the elapsed time for SET
operation could be up to ten times of RESET operation [12],
[14].
PCM has shown great promise as a storage-class memory
due to its superior resistance ratio, scalability, low-energy
switching, and high-speed [14], [15]. However, one of the
main challenges for PCM is its endurance limit. From the
point of view of the data, this corresponds to stuck-at defects
(or stuck-at faults). Such defects may either appear in as-
fabricated devices due to process variations or may be gener-
ated during the cycling process, i.e., rewriting.
The stuck-at defects in PCM are classified into: (1) stuck-
at LRS defect which corresponds to the device in LRS being
unable to RESET to HRS; and (2) stuck-at HRS defect which
corresponds to the device in HRS incapable of being SET
to LRS for the same operating conditions [16]. The stuck-
at LRS defect is traditionally attributed to the formation of
crystallites in the amorphous state that do not melt (during
the amorphization pulse) due to local inhomogeneities [17].
This causes the HRS to gradually move towards the LRS
with cycling. Similarly, the stuck-at HRS is attributed to
the formation of voids in the materials and their eventual
agglomeration [18]. This causes the material to experience an
inhomogeneous and often insufficient heating during the SET
operation.
B. Resistive Random-Access Memories (RRAM)
RRAM is another resistance change memory that relies on
microstructural change in the material that causes the cell to
have two resistance states (LRS and HRS). As shown in Fig. 2,
the RRAM cell consists of a metal-oxide-metal (MOM) stack
in which the sub-oxide is typically TaOx, HfOx or TiOx. The
devices do not start off as being resistive switching memories;
they have to go through a one-time programming process
known as forming. The forming process involves the applica-
tion of a high voltage pulse that causes the oxide to breakdown
and form a conductive filament that shunts the two metal
electrodes, causing the resistance to decrease [19]. The LRS
corresponds to the shunted conductive filament. This filament
can be disconnected by applying a voltage of the opposite
polarity. Once the conductive filament is disconnected, the
Fig. 2. Direct current–voltage characteristics of the RRAM device showing
forming and switching processes and a physical mechanism of filament
formation and dissolution.
device resistance increases, and the device is said to be in
the HRS. The device can now be cycled between LRS and
HRS by applying voltages of opposite polarity as shown in
Fig. 2.
As the RRAM switching mechanism is filamentary in
nature, the RRAM devices are highly scalable, operate at ultra-
low powers, have good retention characteristics, and can be
integrated into a compact crossbar array [13].
However, similar to PCM, RRAM also suffers from limited
endurance, especially when operated at low power [20]. In
RRAM, the stuck-at defects may be additionally introduced
during the forming process due to poor power-limiting during
the breakdown [19].
The stuck-at LRS defects in RRAM have been attributed
to the widening of the conductive filament [21]. Once the
filament widens, the device resistance drops and the RESET
power is insufficient to disconnect the filament. This causes
the cell to be permanently set to LRS. The widening of the
filament is thought of as a stochastic increase in the number of
oxygen vacancies in the filament during the SET and forming
operation. It can be explained by an incomplete retraction of
oxygen vacancies during the previous RESET [22]. Similarly,
the devices can also suffer from a stuck-at-HRS defect if the
devices undergo over-RESET [23]. In this process, the oxygen
vacancies are retracted irreversibly, making the device stuck-at
HRS defect.
Similar to PCM, once the device starts experiencing the
over-SET or over-RESET which precedes endurance failure,
the devices would undergo a positive feedback that would
make the stuck-at defects imminent. Moreover, as the en-
durance failure is mediated by stochastic motion of oxygen
vacancies during the SET or RESET processes [24], it is very
difficult to prevent these stuck-at defects.
III. CHANNEL MODEL
In Section II, we explained that both PCM and RRAM suffer
from stuck-at HRS or LRS defects. The resistance state can be
sensed as either 0 or 1, depending on the sensing scheme of
read operation (e.g., HRS → 0, LRS → 1 or vice versa). Thus,
we can claim that the defect channel model by Kuznetsov and
Tsybakov [25] is a proper mathematical model for resistive
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Fig. 3. Binary defect channel.
memories. After providing notation, we will explain the defect
channel model.
A. Notation
We use parentheses to construct column vectors from
comma separated lists. For a n-tuple column vector a ∈ Fnq
(where Fq denotes the finite field with q elements and Fnq
denotes the set of all n-tuple vectors over Fq), we have
(a1, . . . , an) =
a1..
.
an
 = [a1 . . . an]T (2)
where superscript T denotes transpose. Note that ai represents
the i-th element of a. For a binary vector a ∈ Fn2 , a denotes
the bit-wise complement of a. For example, the n-tuple all-
ones vector 1n is equal to 0n where 0n is the n-tuple all-zero
vector. Also, 0m,n denotes the m× n all-zero matrix.
In addition, ‖a‖ denotes the Hamming weight of a and
supp(a) denotes the support of a. We use the notation of
[i : j] = {i, i+ 1, . . . , j} for i < j and [n] = [1 :
n] = {1, . . . , n}. Note that a[i:j] = (ai, . . . , aj) and a\i =
(a1, . . . , ai−1, ai+1, . . . , an).
B. Channel Model: Defect Channel
We summarize the defect channel model in [25]. Define a
variable λ that indicates whether the memory cell is defective
or not and F˜q = Fq ∪ {λ}. Let “◦” denote the operator ◦ :
Fq × F˜q → Fq as in [26]
x ◦ s =
{
x, if s = λ;
s, if s 6= λ.
(3)
By using the operator ◦, an n-cell memory with defects is
modeled by
y = x ◦ s (4)
where x,y ∈ Fnq are the channel input and output vectors.
Also, the channel state vector s ∈ F˜nq represents the defect
information in the n-cell memory. Note that ◦ is the vector
component-wise operator.
If si = λ, this i-th cell is called normal. If the i-th cell is
defective (i.e., si 6= λ), its output yi is stuck-at si independent
of the input xi. So, the i-th cell is called stuck-at defect whose
stuck-at value is si. The probabilities of stuck-at defects and
normal cells are given by
P (S = s) =
{
1− β, if s = λ;
β
q
, if s 6= λ
(5)
where the probability of stuck-at defects is β. Fig. 3 shows
the binary defect channel for q = 2.
In the defect channel model, it is assumed that the encoder
knows the side information of defects before writing data to
memories [25]. Hence, it can be explained by Gelfand-Pinsker
problem [27].
IV. LOCALLY REWRITABLE CODES (LWC)
A. Motivation and Toy Example
As a toy example, suppose that n-cell binary memory has a
single stuck-at defect. It is easy to see that this stuck-at defect
can be handled by the following simple technique [25].
c = (m, 0) + 1n · p (6)
where c ∈ Fn2 is a codeword and m ∈ Fk2 is an information
(message) where k = n− 1 and p is a parity (redundant) bit.
Suppose that i-th cell is a defect whose stuck-at value is
si ∈ F2. If i ∈ [n− 1] and si = mi, or if i = n and sn = 0,
then p should be 0. Otherwise, p = 1. Thus, p decides whether
to flip m or not. It is worth mentioning that this simple coding
is optimal since it achieves the following upper bound in [25]
with equality.
n− t−
⌈
log2 ln 2
t
(
n
t
)⌉
≤ log2M≤ n− t (7)
where M is the number of codewords and t is the number of
stuck-at defects among n cells. For linear codes, k = log2M,
i.e., k ≤ n− 1.
If there is no stuck-at defect among n cells, then we can
store m by writing c = (m, 0) (i.e., p = 0). Now, consider the
case when stored information needs to be updated causing m
to become m′. Usually, ‖m−m′‖ ≪ n, which happens often
due to the updates of files. Instead of storing m′ into another
group of n cells, it is more efficient to store m′ by rewriting
only ‖m−m′‖ cells. For example, suppose that m′i 6= mi for
an i ∈ [k] and m′j = mj for all other j ∈ [k] \ i. Then, we
can store k-bit m′ by rewriting only i-th cell.
An interesting problem arises when a cell to be rewritten
is defective. Suppose that i-th cell is a stuck-at defect whose
stuck-at value is si. If si = mi 6= m′i, then we should write
c = (m, 0) for storing m. However, in order to store the
updated information m′, we should write c′ = c = (m, 1)
where p = 1. Thus, n− 1 cells should be rewritten to update
one bit data m′i without stuck-at error. The same thing happens
when si = m′i 6= mi. When considering endurance limit and
power consumption, rewriting n − 1 cells is a high price to
pay for preventing one bit stuck-at error.
In order to relieve this burden, we change (6) by introducing
an additional parity bit as follows.
c =
(
m[1:n
2
], 0,m[n
2
+1:n], 0
)
+G0p (8)
=
(
m[1:n
2
], 0,m[n
2
+1:n], 0
)
+
[
1n
2
0n
2
0n
2
1n
2
]
(p1, p2) (9)
where k = n − 2. For simplicity’s sake, we assume that n
is even. Then, 1n
2
and 0n
2
are all-ones and all-zeros column
vectors with n/2 elements. By introducing an additional parity
bit, we can reduce the number of rewriting cells from n − 1
to n2 − 1.
This idea is similar to the concept of Pyramid codes which
are the early LRC [1]. For n disk nodes, single parity check
codes can repair one node failure (i.e., single erasure) by
1Tn ĉ = 0 (10)
where ĉ represents the recovered codeword from disk node
failures. Assuming that ci is erased due to a node failure, ci
can be recovered by
ĉi = ci =
∑
j∈[n]\i
cj . (11)
For this recovery, we should access k = n − 1 nodes which
degrades the repair speed. For more efficient repair process,
we can add a new parity as follows.
HT ĉ =
[
1n
2
0n
2
0n
2
1n
2
]T
ĉ = 0 (12)
Then, a failed node ci can be repaired by accessing only n2 −1
nodes. Note that the repair locality of (12) is n2−1 whereas the
repair locality of (10) is n− 1 which is a simple but effecitve
idea of Pyramid codes.
An interesting observation is that G0 of (8) is the same as H
of (12). In addition, note that the number of resistive memory
cells to be rewritten is the same as the number of nodes to be
accessed in distributed storage systems. This observation will
be further discussed in Subsection IV-C.
B. Locally Rewritable Codes
In this subsection, we propose LWC by generalizing the idea
of the toy example in the previous subsection. A traditional
coding scheme for defect channel is additive encoding which
masks defects by adding a carefully selected vector. The goal
of masking stuck-at defects is to make a codeword whose
values at the locations of defects match the stuck-at values of
corresponding defects [25], [28]. The additive encoding can
be formulated as
c = (m,0n−k) + c0 = (m,0n−k) +G0p (13)
where G0 ∈ Fn×(n−k)q . By adding a vector c0 = G0p ∈ C0,
we can mask stuck-at defects among n cells. For the systematic
codes, G0 is given by [26]
G0 =
[
R
In−k
]
(14)
where R ∈ Fk×(n−k)2 and In−k is the (n − k)-dimensional
identity matrix. Note that the identity matrix is located in the
parity part unlike the conventional error-control codes.
The decoding can be given by
m̂ = HT0 y (15)
where m̂ represents the recovered message of m. Note that the
parity check matrix H0 of C0 is given by H0 = [Ik R]T and
HT0 G0 = 0k,n−k. Note that (15) is equivalent to the equation
of coset codes.
The minimum distance of additive encoding is given by
d⋆ = min
x 6=0
GT
0
x=0
‖x‖ (16)
which means that any d⋆−1 rows of G0 are linearly indepen-
dent. Thus, additive encoding guarantees masking up to d⋆−1
stuck-at defects [26], [28].
Now we investigate rewriting locality of additive encoding.
As repair locality of LRC is meaningful only for single disk
failure, rewriting locality is valid when there is one stuck-at
defect among n cells. In distributed storage systems, the most
common case is a single node failure among n nodes [1].
Similarly, for a proper defect probability β, we can claim that
the most common scenario of resistive memories is that there
is a single stuck-at defect among n cells.
We define initial writing cost and rewriting cost which are
related to write endurance and power consumption.
Definition 1 (Initial Writing Cost): Suppose that m was
stored by its codeword c in the initial stage of n cells where
all the normal cells are set to zeros. The writing cost is given
by
∆(m) = ‖c‖ − t\0 (17)
where t\0 denotes the number of stuck-at defects whose stuck-
at values are nonzero.
In (17), we assume that there are t stuck-at defects among
n cells and c masks these t stuck-at defects successfully. So,
we do not need to write stuck-at defects since their stuck-at
values are the same as corresponding elements of c.
Definition 2 (Rewriting Cost): Suppose that m was stored
by its codeword c in n cells. If c′ is rewritten to these n cells
to store the updated m′, the rewriting cost is given by
∆(m,m′) = ‖c− c′‖ (18)
where we assume that both c and c′ mask stuck-at defects.
High rewriting cost implies that the states of lots of cells
should be changed, which is harmful to write endurance and
increases power consumption.
It is worth mentioning that, in general, the rewriting cost is
more important than the initial writing cost since most of write
operations will be rewriting. If a device offers write endurance
of 10000 cycles, the write operations of 9999 will be rewriting
whereas only one among 10000 writing is the initial write
operation (i.e., 0.01%). However, there may be some storage
applications (such as for archival storage), where the number
of initial writings and rewritings may be similar.
Now, we introduce the rewriting locality which affects initial
writing cost and rewriting cost.
Definition 3 (Information Rewriting Locality): Suppose
that mi for i ∈ [k], i.e., information (message) part, should
be updated to m′i 6= mi and the corresponding i-th cell is a
stuck-at defect. If mi can be updated to m′i by rewriting r⋆
other cells, then the i-th coordinate has information rewriting
locality r⋆.
Lemma 4: If the i-th coordinate for i ∈ [k] has information
rewriting locality r⋆, then there exists c0 ∈ C0 such that i ∈
supp(c0) and ‖c0‖ = r⋆ + 1.
Proof: For m and m′, suppose that mi 6= m′i for an
i ∈ [k] and mj = m′j for all other j ∈ [k] \ i. Note that i-th
cell is a stuck-at defect whose stuck-at value is si. We should
consider the following cases:
1) m′i 6= mi = si.
2) mi 6= m′i = si.
3) mi 6= m′i, mi 6= si and m′i 6= si.
For m′i 6= mi = si, it is obvious that c = (m,0n−k) and
c′ = (m′,0n−k) + c
′
0 where c′i = m′i+ c′0,i = si by (13). For
the information rewriting locality r⋆, c′0 ∈ C0 should satisfy
‖c′0‖ = r
⋆+1 to mask the stuck-at defect by writing r⋆ cells.
Note that we do not need to write the stuck-at defect since
its stuck-at value is si = c′i. For mi 6= m′i = si, the proof is
similar.
For mi 6= m′i, mi 6= si and m′i 6= si, c = (m,0n−k) + c0
and c′ = (m′,0n−k) + c′0. We can pick c0 and c′0 such that
c′0 = αc0 (where α ∈ Fq) and mi+c0,i = m′i+c′0,i = si. For
the information rewriting locality r⋆, c0 and c′0 should satisfy
‖c0‖ = ‖c
′
0‖ = r
⋆ + 1.
Definition 5 (Parity Rewriting Locality): Suppose that only
one nonzero symbol mi should be stored to the initial stage
of n cells. Note that there is a stuck-at defect in the parity
location j for j ∈ [k + 1 : n] (i.e., parity part) and sj 6= 0.
If mi can be stored by writing at most r⋆ + 1 cells, then the
j-th coordinate has parity rewriting locality r⋆.
Lemma 6: If the j-th coordinate for j ∈ [k + 1 : n] has
parity rewriting locality r⋆, then there exists c0 ∈ C0 such
that j ∈ supp(c0) and ‖c0‖ = r⋆ + 1.
Proof: Suppose that m should be stored to the initial stage
of n cells where mi 6= 0 for i ∈ [k] and m′i = 0 for i′ ∈ [k]\i.
By (13), c = (m,0n−k) + c0 such that c0,j = sj where the
j-th cell is a stuck-at defect for j ∈ [k + 1 : n]. For the
parity rewriting locality r⋆, c0 should satisfy ‖c0‖ = r⋆ + 1.
If i ∈ supp(c0), then it is possible to store mi without stuck-at
error by writing ‖c0\j‖ = r⋆ cells since we do not need to
write c0,j . Otherwise, we should write both mi and ‖c0\j‖,
i.e., r⋆ + 1 cells.
Definition 7 (Locally Rewritable Codes): If any i-th coor-
dinate for i ∈ [n] has (information or parity) rewriting locality
at most r⋆, then this code is called locally rewritable code
(LWC) with rewriting locality r⋆. (n, k, d⋆, r⋆) LWC code is a
code of length n with information length k, minimum distance
d⋆, and rewriting locality r⋆.
Now, we show in the following theorem that rewriting
locality r⋆ is an important parameter for rewriting cost.
Theorem 8: Suppose that m is updated to m′ by LWC with
rewriting locality r⋆. If there is a single stuck-at defect in n
cells, then the rewriting cost ∆(m,m′) is given by
∆(m,m′) ≤ ‖m−m′‖+ r⋆ − 1. (19)
Proof: First, suppose that the single defect’s coordinate
is i ∈ [k] and its stuck-at value is si. If mi = m′i, then
∆(m,m′) = ‖m − m′‖ since c = (m,0) + c0 and c′ =
(m′,0) + c′0 = (m
′,0) + c0 where c′0 = c0.
If mi 6= m′i = si, then c = (m,0)+c0 and c′ = (m′,0)+
c′0 = (m
′,0) where c′0 = 0. In order to mask the stuck-at
defect, i ∈ supp(c0). Then,
∆(m,m′) = ‖c− c′‖ = ‖(m,0) + c0 − (m
′,0)‖ (20)
= ‖(m−m′,0) + c0‖ (21)
≤ ‖m−m′‖+ ‖c0‖ − 2 (22)
= ‖m−m′‖+ r⋆ − 1 (23)
where (22) follows from the mi − m′i = c0,i where c0,i is
the i-th element of c0. Also, (23) follows from Lemma 4. By
supposing mi 6= m′i for i ∈ [k] and mj = m′j for j ∈ [k] \ i,
i.e., ‖m −m′‖ = 1, we confirm that the RHS of (23) is r⋆,
which coincides with Definition 3. For m′i 6= mi = si, we can
show (19) by a similar method.
Next, suppse that the single defect’s coordinate is i ∈ [k+1 :
n]. Since c = (m,0)+c0 and c′ = (m′,0)+c0, the rewriting
cost is ∆(m,m′) = ‖m−m′‖.
Corollary 9: If m is stored in the initial stage of n cells
with a single stuck-at defect, then the writing cost ∆(m) is
given by
∆(m) ≤ ‖m‖+ r⋆. (24)
Proof: First suppose that the single defect’s coordinate
is i ∈ [k] and its stuck-at value is si. If si = mi, then c =
(m,0). The writing cost ∆(m) = ‖c‖ − 1 = ‖m‖ − 1.
If si 6= mi, then c = (m,0) + c0. Then,
∆(m) = ‖c‖ − 1 (25)
≤ ‖m‖+ ‖c0‖ − 1 (26)
= ‖m‖+ r⋆ (27)
where (27) follows from Lemma 4.
Next suppose that the single defect’s coordinate is j ∈ [k+
1 : n]. If sj = 0, then ∆(m) = ‖c‖ = ‖(m,0)‖ = ‖m‖.
If sj 6= 0, then c = (m,0) + c0 where j ∈ supp(c0). By
Lemma 6, we can claim that ∆(m) ≤ ‖m‖ + ‖c0‖ − 1 =
‖m‖+ r⋆.
Theorem 8 and Corollary 9 show that a small rewriting lo-
cality r∗ can reduce the writing cost and rewriting cost, which
is helpful for improving endurance and power consumption.
C. Duality of LRC and LWC
In this subsection, we investigate the duality of LRC and
LWC. We show that existing construction methods of LRC
can be used to construct LWC based on this duality. First, the
relation between minimum distance d⋆ and rewriting locality
r⋆ is observed.
Definition 10: If C0 is cyclic, then the LWC is called cyclic.
Lemma 11: Let C0 denote a cyclic code whose minimum
distance is d0. Then, corresponding cyclic LWC’s rewriting
locality is r⋆ = d0 − 1.
Proof: Due to the property of cyclic codes, we can claim
that there exists c0 ∈ C0 such that i ∈ supp(c0) and ‖c0‖ = d0
for any i ∈ [n]. Since d0 is the minimum distance of C0, we
can claim that the rewriting locality is r⋆ = d0 − 1.
From the definition of d⋆ in (16), d⋆ = d⊥0 which is the
minimum distance of C⊥0 , namely, dual code of C0. Thus, the
parameters of cyclic LWC is given by
(d⋆, r⋆) = (d⊥0 , d0 − 1). (28)
In [8], [9], an equivalent relation for cyclic LRC was given by
(d, r) = (d, d⊥ − 1). (29)
By comparing (28) and (29), we observed the duality
between LRC and LWC. This duality is important since it in-
dicates that we can construct LWC using existing construction
methods of LRC as shown in the following theorem.
Theorem 12: Suppose that HLRC ∈ Fn×(n−k)q is the parity
check matrix of cyclic LRC CLRC with (d, r) = (d, d⊥ − 1).
By setting G0 = HLRC, we can construct cyclic LWC CLWC
with
(d⋆, r⋆) = (d, d⊥ − 1). (30)
Proof: By setting G0 = HLRC, the LWC’s codeword c ∈
CLWC is given by
c = (m,0) +HLRC · p.
The minimum distance d⋆ of CLWC is given by
d⋆ = min
x 6=0
HTLRCx=0
‖x‖
which is equivalent to the minimum distance d of CLRC. Hence,
we can claim that
d⋆ = d⊥0 = d. (31)
From (28) and (31), r⋆ = d0 − 1 = d⊥ − 1.
Remark 13 (Optimal Cyclic LWC): Theorem 12 shows that
the optimal cyclic (n, k, r, d) LRC can be used to construct
the optimal cylic (n, k, r⋆, d⋆) LWC such that
d⋆ = n− k −
⌈
k
r⋆
⌉
+ 2. (32)
Hence, the optimal LWC can be constructed from the optimal
LRC.
Remark 14 (Bound of LWC): From Theorem 12 and Re-
mark 13, we can claim the following bound for LWC.
d⋆ ≤ n− k −
⌈
k
r⋆
⌉
+ 2 (33)
which is equivalent to the bound for LRC given by (1).
In Table I, the duality properties of LRC and LWC are
summarized. In the decoding of LRC, ĉ denotes a recovered
codeword from node failures. In addition, m̂ in the decoding of
LWC represents the recovered message. It is worth mentioning
that this duality can be connected to the duality between
erasures and defects [29].
TABLE I
DUALITY OF LRC AND LWC
(n, k, d, r) LRC (n, k, d⋆, r⋆) LWC
Application
Distributed storage systems Resistive memories
(system level) (physical level)
Channel Erasure channel Defect channel
Encoding c = GLRCm c = (m, 0) +HLRCp
Decoding HTLRCĉ = 0 GTLRCc = m̂
Bound d ≤ n− k −
⌈
k
r
⌉
+ 2 d⋆ ≤ n− k −
⌈
k
r⋆
⌉
+ 2
Trade-off d (reliability) vs. d
⋆ (reliability) vs.
r (repair efficiency) r∗ (rewriting cost)
V. CONCLUSION AND FUTURE WORK
Inspired by LRC for distributed storage systems, we pro-
posed LWC to improve endurance limit and power consump-
tion of resistive memories. We showed the relation between
rewriting cost and rewriting locality of LWC. Also, we in-
vestigated the duality between LRC and LWC, which makes
it possible to construct LWC by using existing construction
methods of LRC.
As part of our future work, we plan to evaluate the perfor-
mance of LWC. Although some recent works have investigated
the characteristics of endurance limit [20], [24], a proper
channel model is not available.2 Hence, the performance
evaluation would need to be based on the experiments with
real resistive memory chips.
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